Provably Secure and Area-Efficient Modular Addition over Boolean Shares

Guilhèm Assael\textsuperscript{1,2} and Philippe Elbaz-Vincent\textsuperscript{2}

\textsuperscript{1} STMicroelectronics, Rousset, France
\textsuperscript{2} Univ. Grenoble Alpes, CNRS, IF, Grenoble, France

Abstract. Several cryptographic schemes, including lattice-based cryptography and the SHA-2 family of hash functions, involve both integer arithmetic and Boolean logic. Each of these classes of operations, considered separately, can be efficiently implemented under the masking countermeasure when resistance against vertical attacks is required. However, protecting interleaved arithmetic and logic operations is much more expensive, requiring either additional masking conversions to switch between masking schemes, or implementing arithmetic functions as nonlinear operations over a Boolean masking. Both solutions can be achieved by providing masked arithmetic addition over Boolean shares, which is an operation with relatively long latency and usually high area utilization in hardware. A further complication arises when the arithmetic performed by the scheme is over a prime modulus, which is common in lattice-based cryptography. In this work, we propose a first-order masked implementation of arithmetic addition over Boolean shares occupying a very small area, while still having reasonable latency. Our proposal is specifically tuned for efficient addition and subtraction modulo an arbitrary integer, but it can also be configured at runtime for power-of-two arithmetic. To the best of our knowledge, we propose the first such construction whose security is formally proven in the glitch+transition-robust probing model.

Keywords: Secure addition over Boolean shares · Robust probing · Area-efficient masking · Lattice-based cryptography

1 Introduction

Cryptographic schemes are designed with the primary objective of being secure in a black-box model, which assumes that an attacker has no information about the data processed internally by the scheme and only knows its output and/or input data. However, this constraint is rarely met, and attackers can often exploit additional information, such as the time it takes to complete an operation or the power consumption of the device under attack. These methods, known as side-channel attacks [KSWH98], can easily allow an attacker to recover a secret key unless countermeasures are explicitly taken against these attacks.

In particular, vertical side-channel attacks consist in observing multiple cryptographic operations on the same secret data and combining the information contained in these traces to recover the secret or part of it. A well-studied and provably secure way to counter this class of side-channel attacks is the masking, or secret-sharing countermeasure [CJRR99, PR13], which consists in splitting each secret information into several pieces, known as shares, randomly chosen so that learning a subset of the shares does not reveal any information about the secret, but the computation can still be performed on the entire set of shares.

The first formal basis for evaluating the security of these circuits, the \textit{t-threshold probing model}, was introduced by Ishai, Sahai and Wagner [ISW03]. An important limitation of this...
notion was that it did not take into consideration the effects of glitches and transitions, two imperfections of physical circuits that made the model insufficient in practice. Their work was consequently extended by Faust et al. [FGP+18] to account for this kind of defects, giving the robust-probing model. Other leakage models such as the noisy-leakage model [CJR99, PR13], which describes side-channel leakage as a noisy function of the processed secrets, are closer to practice but more difficult to study theoretically. The work of Duc et al. [DDF14], among others, bridges the gap by providing a reduction from the threshold-probing model to the noisy-leakage model, a result extended upon by Cassiers et al. [CFO21]. Since the practical relevance of the threshold-probing model is thus being established in its robust version, several works have proposed incremental security notions to allow for the secure construction of complex masked circuits from smaller components (so-called gadgets) using a composition approach: in particular, the work of Cassiers and Standaert [CS21] which proposes trivial composability in the glitch+transition-robust probing model.

In recent years, the field of lattice-based cryptography has regained interest since it allows to construct cryptographic schemes that are resistant to quantum computers, while this property is not satisfied by the currently used asymmetric cryptography. In the context of lattice-based cryptography, many types of operations are used within a cryptographic algorithm, that require different masking schemes for an efficient and secure implementation [FBR+22, BGR+21]. Consequently, secure conversions between these masking schemes are a prerequisite for secure implementations of these algorithms [FBR+22]. In hardware implementations, these conversions are costly in terms of area, latency, or both: resource sharing is therefore critical for low-cost implementations. Reusing hardware in this context has been partially shown by Fritzmann et al. [FBR+22], but they valued high performance over low area, which is undesirable in the context of embedded systems.

Our contribution We describe an area-efficient masked circuit computing secure modular addition over Boolean shares. The proposed hardware gadget can be configured at runtime for addition or subtraction, either modulo a publicly known arbitrary integer or modulo a power of two. We prove first-order security for this construction in a robust-probing model accounting for glitches and transitions. Then, we synthesize it as an application-specific integrated circuit (ASIC), and show that it exhibits no leakage in simulation.

Outline We start by introducing in Section 2 the background underlying this work. In Section 3, we describe our proposed construction and formally prove its security, and we highlight in Section 4 how our work compares with the state of the art. We then perform a leakage assessment on simulated executions of our design in Section 5, and conclude in Section 6.

2 Preliminaries

2.1 Masking

Masking, also formerly known as secret sharing [CJR99, PR13], is a countermeasure to vertical side-channel attacks that consists in splitting a secret into two or more shares such that no incomplete set of these shares holds any information on the secret, but all shares can be combined into the secret. More formally, given a secret element $x$ of a finite group $(G, \ast)$, a sharing of $x$ is a set of $d$ elements $x_0, \ldots, x_{d-1}$ of $G$ such that $x_0 \ast \cdots \ast x_{d-1} = x$.

The choice of the group is what we call a masking scheme. In this work, we speak of Boolean masking when the shares are elements of $(\mathbb{F}_2^n, \oplus)$ for some integer $n$, of power-of-two arithmetic masking when they are elements of $(\mathbb{Z}/2^n \mathbb{Z}, +)$, and of modulo-$q$ arithmetic masking when they are elements of $(\mathbb{Z}/q \mathbb{Z}, +)$ for some arbitrary integer $q$. 
2.2 Notations and terminology

For a quantity represented by shares $a_0, \ldots, a_{d-1}$, the set of all shares is represented by $a\ast$. The symbol without any share index, $a$, stands for the unmasked value: for Boolean sharing, $a = \bigoplus_i a_i$. For a set $S \subset \mathbb{F}_2^n$ (where $\mathbb{F}_2$ is the field with two elements), we denote by $B_2(S) = \{(x, y) \in \mathbb{F}_2^m \mid x \oplus y \in S\}$ the set of Boolean sharings of elements of $S$.

Since our equations mix bitwise logic operations with arithmetic computations, we employ the following notation: Boolean XOR (sum in $\mathbb{F}_2$) is denoted by $\oplus$, Boolean AND (product in $\mathbb{F}_2$) is denoted by $\cdot$ or juxtaposition; the one’s complement (Boolean negation) of $a$ is $\bar{a}$. In contrast, $+$ and $-$ express arithmetic addition and subtraction in $\mathbb{Z}$. Arithmetic operations on bit strings assume a binary representation using two’s complement for negative numbers, and Boolean operations are applied bitwise. As usual, Boolean AND has precedence over Boolean XOR unless parentheses are used for grouping.

Consider two bit strings $s \in \mathbb{F}_2^m$ and $t \in \mathbb{F}_2^n$. For $0 \leq i \leq m - 1$, we denote by $s[i]$ the $i$th component of $s$. We represent by $s \parallel t = u$ the concatenation of $s$ and $t$, that is, $u[i] = t[i]$ if $0 \leq i < n$ and $u[i] = s[i-n]$ if $n \leq i < n + m$. Furthermore, $s \gg p = v \in \mathbb{F}_2^{m-p}$ is $s$ right shifted $p$ times, that is, $v[i] = s[i+p]$ for $0 \leq i < m - p$. Note that bit strings are considered in big-endian order, with higher indexes on the left.

If $S$ is a set, $a \leftarrow S$ denotes sampling uniformly at random the value of $a$ from set $S$. We denote by $\text{Reg}[]$ a register, which is a sequential gate delaying its input by one clock cycle; given a shared value $x_s \in B_2(\mathbb{F}_2)$ and a random bit $r \in \mathbb{F}_2$, we define $\text{Refresh}(x_s, r) = (x_0 \oplus r, x_1 \oplus r)$.

2.3 Security model

We want to formally prove the security of our constructions in a probing model that represents as closely as possible the behavior of ASIC implementations of secure hardware, in particular by including the effects of glitches and transitions. The former refers to the progressive and uneven propagation of values across combinational logic, which causes the gates to switch several times before reaching their final value, potentially leaking secrets [FG05]. The latter reflects that logic gates and wires leak depending not only their logic level, but also on their switching, in particular over successive clock cycles, which can also cause vulnerabilities in masked implementations. We thus consider both hardware defects, through the attacker model of glitch+transition-robust probing [CS21].

Since the direct security analysis of complex masked circuits is often infeasible, formal security proofs usually rely on composability notions, where the overall circuit is split into smaller individual gadgets for which the security properties are easier to prove. To allow for unrestricted gadget composition in the glitch+transition-robust probing model, Cassiers and Standaert introduced the Output Probe-Isolating Non-Interference (O-PINI) notion [CS21], which is a stronger evolution of their earlier PINI notion [CS20]. We recall the O-PINI notion in the specific context of our work, that is, for gadgets having two shares and thus only targeting first-order security.

**Definition 1** (Output Probe-Isolating Non-Interference [CS21, Definition 20 with $t = 1$]). A gadget $G$ with 2 shares is O-PINI if and only if for any probe $I_1$ on its internal wires, there exists a share index $i$ so that the observations corresponding to $I_1$ and probes on all output shares of index $i$ can be simulated using only the input shares with index $i$.

In the glitch+transition-robust probing model, each of the probes mentioned in Definition 1 must be extended across both glitches and transitions within the considered gadget. A glitch-extended probe on a net leaks the value of all combinational inputs contributing to the value of the net. A transition-extended probe on a net leaks both its current value and its value at the previous clock cycle. The combination of the two is done by first transition-extending each probe, then glitch-extending the resulting set of probes.
The circuit model of Cassiers and Standaert [CS21] is based on the one of Ishai et al. [ISW03], with added notions that allow for reusing physical gates to implement different logical functions across clock cycles. We only give a high-level overview of this model here, and refer the reader to [CS21] for formal definitions. At the core of this model are the notions of structural gates and structural wires, which describe the physical configuration of the circuit, including the latency of sequential gates (flip-flops), as a directed graph. On top of this physical view of a circuit, a logical one describes its behavior over time: a circuit execution consists of replications of the gates of a structural circuit at each clock cycle, with wires that connect these replicas according to the latency of the involved gates.

The notion of gadget in the model of Cassiers and Standaert is twofold: on one hand, a gadget execution is a subset of the gates and wires of a circuit execution. Those wires whose source is not included in the gadget are referred to as its inputs, and are partitioned into tuples of $d$ elements, $d$ being the number of shares of the gadget. A gadget furthermore has a set of outputs (taken from the outputs of its constituting gates), likewise partitioned into sets of $d$ shares. Disjoint gadget executions can be composed by linking outputs to inputs, respecting the order of shares and ensuring that the composition graph contains no cycles: the inputs of a gadget execution cannot depend directly or indirectly on one of its outputs.

On the other hand, the notion of structural gadget is introduced: it is a set of disjoint gadget executions that are identical except for a translation in time, that is, that all use the same structural gates and wires but at different clock cycles. Distinct structural gadgets must not share any structural gates or wires among them. In the terminology of [CS21], a structural gadget is said to be pipeline if its canonical execution uses each of its structural gates and wires only once, which will be the case for all our elementary gadgets.

We note that there exist some automated tools to check the security of masked designs. FullVerif [CGLS21], on one hand, analyzes composite circuits made of gadgets with some known security properties, and checks the global security of the circuit through a composition approach. IronMask [BMRT22] and SILVER [KSM20], on the other hand, analyze the internal construction of gadgets to formally prove their security. However, none of these tools seems to support O-PINI security yet, so they cannot be used to check the glitch+transition-robustness of iterative circuits. This absence of automated tools for our purpose is not a concern, since we prove the security of our individual gadgets by hand, according to a security notion that allows for trivial composition.

### 2.4 Lattice-based cryptography

Lattice-based cryptography, a long-standing class of cryptographic schemes relying on hard mathematical problems over lattices, has gained widespread interest in recent years in the context of the development of post-quantum cryptography. Most notably, the US National Institute of Standards and Technology (NIST) has initiated the standardization of two lattice-based cryptography schemes, proposed under the names CRYSTALS-Kyber [SAB+20] and CRYSTALS-Dilithium [LDK+20], to be respectively standardized as ML-KEM [FIP23a] and ML-DSA [FIP23b]. An important aspect of these schemes is that they embed Boolean logic and modular arithmetic operations, both of which must be implemented securely when side-channel attacks are a concern. Satisfying this constraint usually requires the implementation of secure operations for the conversion between Boolean and arithmetic masking. It has been shown, among others, by Fritzmann et al. [FBR+22] that masking conversions based on secure addition over Boolean shares (SecAdd [CGV14]) offer ideal versatility and resource efficiency. Precisely, SecAdd and its extension to modular addition proposed by Barthe et al. [BBE+18], allow to perform both Boolean-to-Arithmetic and Arithmetic-to-Boolean conversion, where the arithmetic masking may be either modulo a power of two or modulo a prime. This flexibility is very welcome when implementing side-channel–resistant lattice-based cryptography on embedded devices.
2.5 Binary-addition algorithms

We briefly recall the main architectures for binary addition and highlight their characteristics. The most basic architecture, the ripple carry adder [Mac61], is built from a chain of \( n \) full adders (\( n \) being the number of bits of the summands): each, given as input one bit of each summand and an input carry, computes an output bit and an output carry. The full adders are chained, from least to most significant, so that each sends its output carry to the next full adder. The main drawback of this architecture is its long propagation delay, since the input carry ripples through \( n \) successive full adders before the sum is complete.

To speed up the propagation of the carry, a carry-select adder [Bed62] can be used: the summands are divided into groups of a smaller width, and two sums are computed for each group of bits: one assuming that the group input carry is set, the other assuming that it is cleared. Then, depending on the actual input carry, the correct sum and output carry are selected for each block. The carry-skip or carry-bypass adder [LB61] similarly divides its input width into groups, but it computes a single sum for each group, once the input carry is available. Only the carry propagation from one block to the next is sped up, thanks to the precomputation of \textit{carry-skip} and \textit{carry-generate} signals for each block.

While the three above architectures have linear latency, addition can also be computed in logarithmic time, using a parallel-prefix adder: this architecture arranges carry-lookahead logic in a tree of logarithmic depth to quickly propagate the carries over groups of increasing size [Skl60]. The drawback of this construction is its larger area, which grows in \( O(n \log(n)) \).

In unprotected implementations performing addition in a single cycle, it is clear that the ripple-carry adder requires the smallest area and highest latency, while parallel-prefix adders are among the largest and fastest [Mac61, LB61, WT90]. By configuring the size of groups, a wide range of intermediate performances can be obtained from carry-skip, carry-select, and similar architectures [Mac61, Bed62].

While generalizing this comparison to masked implementations is difficult, the available literature confirms a similar trend in terms of area and latency, with slow but small masked ripple carry adders and large but fast masked parallel-prefix adders (Table 7, Table 8). We are not aware of any masked implementation of carry-select or carry-skip adders. Previous works [SMG15, FBR+22, BG22, CGM+23] have shown that fully pipelined parallel-prefix adders require a very large area, and converting them to iterative designs while keeping resistance against glitches and transitions would require switching to iterated glitch+transition-robust gadgets, which have higher area and latency than gadgets without this property [CS21, KM22]. We thus do not expect that iterative implementations of parallel-prefix adders can reach a sufficiently low area to be relevant in resource-constrained implementations. This explains why we specifically investigate the ripple-carry adder, whose specific advantages in the case of modular addition are discussed in Subsection 3.3.

3 Secure modular arithmetic over Boolean shares

In this section, we describe the construction of our masked circuit for secure addition and subtraction. We first recall how modular addition can be performed using regular addition followed by trial subtraction, and then describe how ripple-carry addition works. We then introduce the nonlinear gadgets we use to implement this operation, prove their security in the robust-probing model, and show exactly how they can be assembled into masked modular addition. We briefly describe how related operations can be implemented with the same circuit: modular subtraction, and both addition and subtraction modulo a power of two. Finally, we recall how secure addition and subtraction can be used as the main tool to implement conversions between Boolean and arithmetic masking.
3.1 Modular addition using trial subtraction

Given an integer $q < 2^n$, we can compute the sum of two integers $a, b \in [0, q-1]$ modulo $q$ by performing the sum without modular reduction, then subtracting $q$ to attempt modular reduction, and selecting which of these two results is valid based on the sign in the output of the subtraction, as described in Equation 1:

\[
(a + b) \mod q = \begin{cases} 
(a + b) - q & \text{if } a + b - q \geq 0, \\
(a + b) & \text{otherwise.}
\end{cases}
\] (1)

When using an $n$-bit adder with an output carry, the full precision of addition $a + b$ can be kept, but it is not the case for the subtraction of $q$ since it would require subtracting from an $(n+1)$-bit quantity. It is however possible to express this condition in a different way. Since $a + b < 2q < 2^n + q$, modular reduction must be performed exactly when either of the two mutually exclusive conditions in Equation 2 is true:

\[
a + b \geq 2^n \quad \text{or} \quad ((a + b) \mod 2^n) + (2^n - q) \geq 2^n.
\] (2)

Modular subtraction is similar, except that the condition for selecting between the two results is known directly after the first subtraction. If the carry is cleared, which happens when the result is negative, then a modular reduction has to be performed by adding $q$ to the difference, as in Equation 3:

\[
(a - b) \mod q = \begin{cases} 
a - b & \text{if } a - b \geq 0, \\
a - b + q & \text{otherwise.}
\end{cases}
\] (3)

3.2 Secure ripple-carry addition

We now describe the algorithm that we use for secure modular addition: as discussed previously, we use ripple-carry addition since it best fits our aim of low area utilization. We show in Algorithm 1 how ripple-carry addition is performed, based on shift registers to rotate the operands by one bit at a time. An output carry is provided by the operation.

**Algorithm 1: Ripple-carry adder over n bits**

- **Input:** augend $\in \mathbb{F}_2^n$, addend $\in \mathbb{F}_2^n$
- **Output:** sum $\in \mathbb{F}_2^n$, $c \in \mathbb{F}_2$ such that $c \parallel \text{sum} = \text{augend} + \text{addend}$

\[
\begin{align*}
1 & \quad \text{sum} = 0 \in \mathbb{F}_2^n, \quad c = 0 \in \mathbb{F}_2 \\
2 & \quad \text{for } i = 0 \text{ to } n - 1 \text{ do} \\
3 & \quad \quad z \parallel s = \text{augend}[0] + \text{addend}[0] \in \mathbb{F}_2^2 \\
4 & \quad \quad \text{sum} = s \parallel (\text{sum} \gg 1) \\
5 & \quad \quad \text{augend} = 0 \parallel (\text{augend} \gg 1) \\
6 & \quad \quad \text{addend} = 0 \parallel (\text{addend} \gg 1) \\
7 & \quad \quad c = z \\
8 & \quad \text{end} \\
9 & \quad \text{return sum, c}
\end{align*}
\]

Given the nature of carry propagation, repeated summation (accumulation) operations can be intermeshed: in the case of modular addition where quantities $a + b$ (which we call raw sum) and $(a + b) + (2^n - q)$ (named offsetted sum) must be computed, the second quantity can be computed simultaneously with the first, without waiting for the first carry to propagate. Secondly, since shifting the operands right at each cycle frees their most significant bit, the freed positions can store the newly computed bits of the sums. Finally, the choice in Equation 1 can be implemented by computing the raw sum $(a + b)$ and the bit-wise difference between the offsetted and raw sums $((a + b) \oplus (a + b - q))$, and optionally adding the latter to the former. These transformations give Algorithm 2, which computes two simultaneous ripple-carry additions and uses their output carries to perform the modular reduction.
3.3 Secure modular addition over Boolean shares

By implementing all operations of Algorithm 2 using masked gadgets over Boolean sharings, we can compute modular addition securely over Boolean-masked values. This construction is shown in Algorithm 3, where we assume the presence of secure gadgets SDFA\textsubscript{m}, which securely computes the sum and carry bits at lines 3–4 of Algorithm 2 (where parameter \( m \) successively holds the bits of \( 2^n - q \) from least to most significant), and SM\textsubscript{x}, which outputs its first operand, conditionally XORed with its second operand (each have \( n \) bits) depending on the value of the third (a Boolean sharing of a single bit).

Algorithm 3: Secure modular addition over Boolean sharings

\begin{algorithm}
\caption{Secure modular addition over Boolean sharings}
\begin{algorithmic}
  \STATE \textbf{Input:} \text{augend}\_1, \text{augend}\_2 ∈ \mathbb{B}_2(\mathbb{F}_2^n), \text{addend}\_1, \text{addend}\_2 ∈ \mathbb{B}_2(\mathbb{F}_2^n)
  \STATE \textbf{Parameters:} \( n \in \mathbb{N} \), modulus \( q \in [1, 2^n] \) where \( 2^n \) is represented as the all-0 bit string
  \STATE \text{Output:} \text{sum}\_1, \text{sum}\_2 ∈ \mathbb{B}_2(\mathbb{F}_2^n) \text{ such that sum} = (\text{augend} + \text{addend}) \mod q
  \STATE \( c_* = 0 \in \mathbb{B}_2(\mathbb{F}_2) \) \text{ // Initial carry for raw sum}
  \STATE \( d_* = 0 \in \mathbb{B}_2(\mathbb{F}_2) \) \text{ // Initial carry for offsetted sum}
  \FOR {\( i = 0 \) to \( n - 1 \)}
    \STATE \( m = (2^n - q)[i] \) \text{ // Compute the sum and carry bits for the raw and offsetted sums}
    \STATE \( s_*, z_*, \delta, \xi = \text{SDFA}_m(\text{augend}\_1[0], \text{addend}\_1[0], c_*, d_*) \) \text{ // Rotate the operand registers and store the sum bits at their top}
    \STATE \text{augend}\_1 = s_* \parallel (\text{augend}_1, \gg 1) \) \text{ // \( \delta \) corresponds to \( \rho \oplus s \) in Algorithm 2}
    \STATE \text{addend}\_1 = d_* \parallel (\text{addend}_1, \gg 1) \) \text{ // Use the new carries as input carries for next iteration}
    \STATE \( c_*, d_* = z_*, \xi \) \text{ // Use the new carries as input carries for next iteration}
  \ENDFOR
  \RETURN \text{SM}_x(\text{augend}_1, \text{addend}_1, e_*)
\end{algorithmic}
\end{algorithm}

Fritzmann \textit{et al.} [FBR\textsubscript{+}22] use a different approach for secure modular addition: by assuming that modulus \( q \) has already been subtracted from one of the summands before secure addition, the carry output by the first addition already indicates whether modular reduction should be performed. The second secure addition then conditionally applies this reduction by adding either \( q \) or \( 0 \). This method is more efficient in their work since it avoids the need for a secure multiplexer. However, the two computationally expensive secure additions remain, and they can no longer be computed in parallel since the second depends on the output carry of the first. That method would thus be highly suboptimal in our setting.

In Algorithm 3, we have intentionally hidden the latency of operations for better clarity. This latency will be made explicit in Subsubsection 3.3.3. We now describe the inner gadgets of secure modular addition, and prove their security in the robust-probing model.
We first study Algorithm 4: that are common to all operations respectively) as well as a secure-selection operation (SDFAmx). We show in Figure 1 a provides register operations (SDFAin and SDFAcp with one and two cycles of latency

[Diagram of SecDualFullAdder gadget]

Figure 1: The SecDualFullAdder gadget. Given masked inputs $a, b, c$, input carry $c$, and input offsetted carry $d$, the SDFA operation of the gadget securely computes raw-sum bit $s$, offset bit $\delta$, output raw carry bit $z$, and output offsetted carry $\xi$. Each edge is a 2-bit bus. Node $\oplus$ indicates Boolean addition of $m$ (the $i$th bit of the negated modulus) to the first share.

Algorithm 4: SecDualFullAdder

Input: Shares $a, b, c \in B_2(\mathbb{F}_2)$ with latency $0$, shares $c, s_l, z_l \in B_3(\mathbb{F}_2)$ with latency $1$, shares $d \in B_2(\mathbb{F}_2)$ with latency $2$

Parameters: $m, \gamma \in \mathbb{F}_2$, $E = (E_0, E_1) \in (\mathbb{F}_2^2 \rightarrow \mathbb{F}_2)^2$, $F = (F_0, ) \in (\mathbb{F}_2^2 \rightarrow \mathbb{F}_2)^2 \times (\mathbb{F}_2^2 \rightarrow \mathbb{F}_2)^2$, $G^{\text{m,}\gamma} = (G_{0,0,0}, G_{0,0,1}) \in (\mathbb{F}_2^2 \rightarrow \mathbb{F}_2)^2 \times (\mathbb{F}_2^2 \rightarrow \mathbb{F}_2)^2$

Input randomness: $r_0, \ldots , r_7 \in \mathbb{F}_2$

Output: Shares $s, z, \delta, \xi \in B_3(\mathbb{F}_2)$ with latency $2$ and shares $\xi \in B_2(\mathbb{F}_2)$ with latency $3$, such that $s = E(a, a \oplus b \oplus c, s_l), z = F(A, B, c, z_l), \delta = d \oplus m, \xi = G^{\gamma, \gamma}(s, d, z)$

\begin{align*}
1 & A_\ast = \text{Reg}[\text{Refresh}(a, r_0)] \\
2 & B_\ast = \text{Reg}[\text{Refresh}(b, r_1)] \\
3 & T_\ast = A_\ast \oplus B_\ast \oplus c \\
4 & S_\ast = E_0(A_0, B_0, s_l, 0), E_1(A_1, T_1, s_l, 1) \\
5 & Z_0, Z_1 = F_0(A_0, B_0, c, Z_l, 0), F_1(A_1, B_1, c, Z_l, 1) \\
6 & Z_2, Z_3 = F_2(A_1, B_0, 0), F_3(A_0, B_1, c) \\
7 & Z_4, Z_5 = F_3(B_1, c), F_4(B_0, c) \\
8 & T_\ast = \text{Reg}[T_\ast] \\
9 & s_\ast = \text{Reg}[\text{Refresh}(Z_\ast, r_2)] \oplus \text{Reg}[\text{Refresh}((Z_2, Z_3), r_3)] \oplus \text{Reg}[\text{Refresh}((Z_4, Z_5), r_4)] \\
10 & \delta_\ast = d_\ast \oplus (m, 0) \\
11 & Z_0, Z_1 = G^{\text{m,}\gamma}(T_0, d_0, 0), G^{\text{m,}\gamma}(T_1, d_1, z_1) \\
12 & Z_2, Z_3 = G^{\text{m,}\gamma}(T_2, d_0, 0), G^{\text{m,}\gamma}(T_3, d_1) \\
13 & \xi_\ast = \text{Reg}[\text{Refresh}((Z_0, Z_1), r_5)] \oplus \text{Reg}[\text{Refresh}((Z_2, Z_3), r_6)] \\
14 & \text{return } s_\ast, z_\ast, \delta_\ast, \xi_\ast 
\end{align*}

3.3.1 Secure sum and carry computation

We first study SecDualFullAdder, which implements the secure computation of the sum and carry bits at line 5 of Algorithm 3. To get a glitch+transition-robust O-PINI gadget having reasonable latency, we need to integrate all four computations into an atomic gadget. Furthermore, in order to avoid unnecessary duplication of resources, the gadget implements other operations: besides sum and carry computation (operation SDFA), it provides register operations (SDFAin and SDFAcp with one and two cycles of latency respectively) as well as a secure-selection operation (SDFAmx). We show in Figure 1 a schematic representation of the gadget and describe in Algorithm 4 the logic equations that are common to all operations\(^1\), using black-box functions $E, F$ and $G$, which are

\(^1\)The algorithm listings specialized to each of the four operations of the gadget are given in Appendix A.
which corresponds to taking the carry bit of
within SDFA, although they could be performed externally without affecting the security
which is provided at the same cycle. After the third register barrier, the refreshed shares
Proof.
We list in Table 3 the glitch-extended probes on output shares of
execution since each of these values is blinded with (or is a) fresh random bits, respectively
Figure 1: Glitch extended probe on output shares of
The correctness of this gadget is easily checked by recursively evaluating equations,
and the Boolean addition of the two
which is performed. These are
refreshed and registered in the second barrier, after which they are output as
and immediately refreshed. After a first register barrier, the raw input carry, c, is provided,
and the masked computation of the raw sum and carry bits (S, Z) is performed. These are
The probe glitch-extends to probes on
now prove the security of SecDualFullAdder in the model of [CS21].

Proposition 1. SecDualFullAdder is glitch-robust O-PINI.

Proof. We list in Table 3 the glitch-extended probes on output shares of SecDualFullAdder.
Table 1: Unmasked output equations of SecDualFullAdder based on configuration

<table>
<thead>
<tr>
<th>Output</th>
<th>SDFA</th>
<th>SDFAin</th>
<th>SDFAcp</th>
<th>SDFAmx</th>
</tr>
</thead>
<tbody>
<tr>
<td>s</td>
<td>a + b + c</td>
<td>sL</td>
<td>a</td>
<td>sL</td>
</tr>
<tr>
<td>z</td>
<td>a · b + c + a · c</td>
<td>zL</td>
<td>b</td>
<td>a · b + c</td>
</tr>
<tr>
<td>δ</td>
<td>d + m</td>
<td>d + m</td>
<td>d + m</td>
<td>d + m</td>
</tr>
<tr>
<td>ξ</td>
<td>(s · d + s · m + d · m) + γ · z</td>
<td>0</td>
<td>d</td>
<td>0</td>
</tr>
</tbody>
</table>

which corresponds to taking the carry bit of
as well as extended probes on outputs having share index 0,
from the knowledge of input shares with index 0: a0, b0, c0, d0, sL, 0, zL, 0.
The simulator first samples at random all the values listed in the second column, namely,
T1, r6, S0, Z0, Z1, and Ξ. This sampling is indistinguishable from the actual gadget
execution since each of these values is blinded with (or is a) fresh random bits, respectively

One full execution of SDFA needs to spread over four cycles so it can achieve its target
security (robust O-PINI). The inputs and outputs are distributed over these cycles to
minimize the overall latency of secure modular addition, by presenting a single cycle of
latency from the carry inputs (c and d) to the corresponding carry outputs (z and ξ).
Initially, sharings of one bit of each summand are provided through the a and b inputs,
and immediately refreshed. After a first register barrier, the raw input carry, c, is provided,
and the masked computation of the raw sum and carry bits (S, Z) is performed. These are
refreshed and registered in the second barrier, after which they are output as s and z. A
second, independent sharing of s is stored as T′, to be used for the nonlinear computation
of the offsetted carry bit, Ξ. This computation also involves the input offsetted carry, d,
which is provided at the same cycle. After the third register barrier, the refreshed shares
of the offsetted carry, ξ, are output.

To simplify the composition diagram, two additional linear computations are integrated
within SDFA, although they could be performed externally without affecting the security
proofs: the computation of the offset, δ = d + m, and the Boolean addition of the two
carries z and ξ in the last execution of SDFA, to decide whether modular reduction should
be performed (see line 10). This latter result overwrites the ξ output of SDFA when
parameter γ equals 1.

The correctness of this gadget is easily checked by recursively evaluating equations,
for instance for output ξ of the SDFA operation:

ξ0 ⊕ ξ1 = \bigoplus_{i=0}^{3} Ξ_i = (T_0' ⊕ T_1' ⊕ d_0 ⊕ d_1) · m ⊕ (T_0' ⊕ T_1') · (d_0 ⊕ d_1) ⊕ γ · (z_0 ⊕ z_1)
= ((S_0 ⊕ S_1) · d) · m ⊕ (S_0 ⊕ S_1) · d ⊕ γ · z = (s · m ⊕ s · d ⊕ d · m) ⊕ γ · z

which corresponds to taking the carry bit of s + d + m, and furthermore adding it with z
over $\mathbb{Z}_2$ when γ = 1.

We now prove the security of SecDualFullAdder in the model of [CS21].
**Table 2:** Parameterization of SecDualFullAdder depending on configuration

<table>
<thead>
<tr>
<th>Internal function</th>
<th>S DFA</th>
<th>S DFAin</th>
<th>S DFAcp</th>
<th>S DFAmx</th>
</tr>
</thead>
<tbody>
<tr>
<td>$E_0(A_0, T_0, s_{L,0})$</td>
<td>$T_0$</td>
<td>$s_{L,0}$</td>
<td>$A_0$</td>
<td>$s_{L,0}$</td>
</tr>
<tr>
<td>$E_1(A_1, T_1, s_{L,1})$</td>
<td>$T_0$</td>
<td>$s_{L,1}$</td>
<td>$A_1$</td>
<td>$s_{L,1}$</td>
</tr>
<tr>
<td>$F_0(A_0, B_0, c_0, z_{L,0})$</td>
<td>$A_0 \cdot B_0 \oplus A_0 \cdot c_0 \oplus B_0 \cdot c_0$</td>
<td>$z_{L,0}$</td>
<td>$B_0$</td>
<td>$A_0 \oplus B_0 \cdot c_0$</td>
</tr>
<tr>
<td>$F_1(A_1, B_1, c_1, z_{L,1})$</td>
<td>$A_1 \cdot B_1 \oplus A_1 \cdot c_1 \oplus B_1 \cdot c_1$</td>
<td>$z_{L,1}$</td>
<td>$B_1$</td>
<td>$A_1 \oplus B_1 \cdot c_1$</td>
</tr>
<tr>
<td>$F_2(A_1, B_0, c_0)$</td>
<td>$A_1 \cdot (B_0 \oplus c_0)$</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>$F_3(A_0, B_1, c_1)$</td>
<td>$A_0 \cdot (B_1 \oplus c_1)$</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>$F_4(B_1, c_0)$</td>
<td>$B_1 \cdot c_0$</td>
<td>0</td>
<td>0</td>
<td>$B_1 \cdot c_0$</td>
</tr>
<tr>
<td>$F_5(B_0, c_1)$</td>
<td>$B_0 \cdot c_1$</td>
<td>0</td>
<td>0</td>
<td>$B_0 \cdot c_1$</td>
</tr>
</tbody>
</table>

| $C^{m,\gamma}m,0,\gamma,0$ | $(T_0m \oplus d_0m \oplus T_0d_0) \oplus \gamma \cdot z_0$ | 0 | $d_0$ | 0 |
| $C^{m,\gamma}m,1,\gamma,1$ | $(T_1m \oplus d_1m \oplus T_1d_1) \oplus \gamma \cdot z_1$ | 0 | $d_1$ | 0 |
| $C^{m,\gamma}m,1,0,0$ | $T_1 \cdot d_0$ | 0 | 0 | 0 |
| $C^{m,\gamma}m,1,1,1$ | $T_0 \cdot d_1$ | 0 | 0 | 0 |

**Table 3:** Glitch extension of probes on output shares of SecDualFullAdder. Prime symbols represent the refreshed value of the corresponding quantity, e.g. $\Xi'_2 = \Xi_2 \oplus r_6$.

<table>
<thead>
<tr>
<th>Share index</th>
<th>Glitch-extended probes on output shares</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>$s_0 = S'_0$, $z_0 = Z'_0 \oplus Z'_1 \oplus Z'_4$, $\delta_0 = d_0 \oplus m$, $\xi_0 = \Xi'_0 \oplus \Xi'_2$</td>
</tr>
<tr>
<td>1</td>
<td>$s_1 = S'_1$, $z_1 = Z'_1 \oplus Z'_4 \oplus Z'_5$, $\delta_1 = d_1$, $\xi_1 = \Xi'_1 \oplus \Xi'_3$</td>
</tr>
</tbody>
</table>

**Table 4:** Simulation of a glitch-extended internal probe of even index in SecDualFullAdder together with all extended probes on output shares having index 0. All input shares with index 0 ($a_3$, $b_0$, $c_0$, $d_0$, $s_{L,0}$, $z_{L,0}$) are known. Prime symbols represent the refreshed value of the corresponding quantity, e.g. $\Xi'_2 = \Xi_2 \oplus r_6$. Public parameters $m$ and $\gamma$ are known.

<table>
<thead>
<tr>
<th>Glitch-extended internal probes</th>
<th>Values simulated by random sampling</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>$A_0 = a_0 \oplus r_0$, $B_0 = b_0 \oplus r_1$</td>
<td>$r_0, r_1, r_7$</td>
<td>$Z'_0, Z'_2, Z'_4, \Xi'_0, \Xi'_2$</td>
</tr>
<tr>
<td>$T'_0 = T_0 = A_0 \oplus B_0 \oplus c_0$</td>
<td>$S'_0, T'_2, Z'_4, \Xi'_0, \Xi'_2$</td>
<td>Compute $A_0 = a_0 \oplus r_0$, $B_0 = b_0 \oplus r_1$</td>
</tr>
<tr>
<td>$Z'<em>0 = F_0(A_0, B_0, c_0, z</em>{L,0}) \oplus r_2$</td>
<td>$r_0, r_1, r_2$</td>
<td>$A_1, r_1, r_3$</td>
</tr>
<tr>
<td>$Z'_2 = F_2(A_1, B_1, c_1) \oplus r_3$</td>
<td>$S'_0, Z'_2, Z'_4, \Xi'_0, \Xi'_2$</td>
<td>Compute $B_0 = b_0 \oplus r_1$</td>
</tr>
<tr>
<td>$Z'_4 = F_4(B_1, c_1) \oplus r_4$</td>
<td>$B_1, r_4, S'_0, Z'_2, Z'_4, \Xi'_0, \Xi'_2$</td>
<td>$A_1$ is blinded with $r_0$ (not probed)</td>
</tr>
<tr>
<td>$Z'_0 = G^{m,\gamma}(T'_0, d_0) \oplus r_5$</td>
<td>$T'_0, r_5, S'_0, Z'_2, Z'_4, \Xi'_0, \Xi'_2$</td>
<td>$T'_0$ is blinded with $r_0$ and $r_1$ (not probed)</td>
</tr>
<tr>
<td>$Z'_2 = G^{m,\gamma}(T'_1, d_0) \oplus r_6$</td>
<td>$T'_1, r_6, S'_0, Z'_2, Z'_4, \Xi'_0, \Xi'_2$</td>
<td>$T'_1$ is blinded with $r_0$ and $r_1$ (not probed)</td>
</tr>
</tbody>
</table>
Then, $\Xi'$ can be computed from these values and $d_0$, which is a simulator input. In turn, it is clear from Table 3 that these values are sufficient to compute the glitch-extended probes on outputs having share index 0.

The other lines of Table 4 likewise indicate the values which must be sampled to simulate any other internal probe having even index. Similarly, any internal probe having odd index, together with extended probes on outputs with index 1, can be simulated from the input shares having index 1: the equivalent of Table 4 for odd-index probes is derived by toggling the parity of the index of all quantities in the table except for random bits.

**Proposition 2.** SecDualFullAdder is iterated glitch+transition-robust O-PINI.

*Proof.* Since SecDualFullAdder is pipeline and glitch-robust O-PINI, by [CS21, Lemma 2], it is also iterated glitch+transition-robust O-PINI.

### 3.3.2 Masked multiplexer and dual-register gadget

The summands must be stored in a shift register in order to be sent bit by bit to SecDualFullAdder; moreover, as discussed earlier, the same shift registers are progressively loaded with the calculated bits of the raw sum and the offset (the exclusive-or of the raw and offsetted sums). Furthermore, modular addition and subtraction involve optionally XORing the offset with the raw sum, this selection being performed securely. To save area, we implement both the shift registers and the secure selector using the same physical registers, as two configurations of a single gadget, which we call SecMux$_n$ for $n$-bit size.

The construction of the SecMux$_2$ gadget is given in Figure 2 and its internal equations are laid out in Algorithm 5. In the secure-multiplexer configuration (SMx), the gadget takes a Boolean sharing $s_*$ of a single bit, as well as Boolean sharings $a_*$ and $b_*$ of two $n$-bit quantities at the next cycle, and outputs a sharing of either $a$ or $a \oplus b$ depending on $s$ by computing $a \oplus bs$ (where $s$ is broadcast to all bits of $b$). In the dual-register configuration (SDR), the gadget refreshes its $a$ and $b$ inputs into output sharings $x$ and $y$ after a one-cycle delay. Input $s$ is ignored, and output $z$ is unused. We highlight that the two configurations of the gadget use the same Boolean operators internally, only with different operands: where SMx operates on the shares of $s$, SDR instead uses public constants 0 and 1. Thus, they can be implemented using the same set of structural gates, with a public parameter to override the secret inputs with constants when implementing SDR. Proving the security of the gadget in the SMx mode is thus sufficient.

**Proposition 3.** SecMux is glitch-robust O-PINI.

*Proof.* Let us consider an internal probe on the input of register $y_0[j]$ for some arbitrary (but fixed) $j \in [0, n - 1]$. As before, this probe is of particular interest because it involves

---

**Figure 2:** The SecMux$_2$ gadget over 2-bit values: given Boolean sharings of $a \in F_2^2$, $b \in F_2^2$ and $s \in F_2$, this gadget outputs as $z \in F_2^2$ a sharing of either $a$ or $a \oplus b$ depending on the value of $s$. Outputs $x \in F_2^2$ and $y \in F_2^2$ are only used when this gadget is configured to implement a dual register instead of secure selection.
We show in Figure 3 the overall execution of the modular addition, based on the above defined gadgets. We call the composite gadget SecAdd$_n$. At the top of the figure are represented iterated executions of a single SecMux structural gadget, initially configured as a dual register (labeled as SDR) that holds the operands and results, and configured as a secure multiplexer (labeled as SMx) at the end of the algorithm, to perform the selection between the raw sum and the offsetted sum, in accordance with line 11 of Algorithm 3. The iterated executions of SDR are interconnected through a shifter, which implements the operation at lines 6 and 7 of Algorithm 3: shifting both operands right by one bit, and

### Algorithm 5: SecMux$_n$

**Input:** Shares $s_*$ ∈ $B_2(F_2)$ with latency 0, shares $a_*, b_* ∈ B_2(F_2)$ with latency 1.

**Parameters:** gadget ∈ {SMx, SDR}

**Input randomness:** $r_0, \ldots, r_{2n} ∈ F_2$

**Output:** Shares $x_*, y_*, z_*$ ∈ $B_2(F_2)$ with latency 2, s. t. $\{\text{gadget = SMx } ⇒ z = a \oplus bs\}$

1. $S_* = \text{Reg}[\text{Refresh}(s_*, r_0)]$
2. if gadget = SMx then $v = 0$ else $v = 1$ // Public override
3. for $i = 0$ to $n - 1$ do
   4. $X_0[i] = a_0[i] \oplus b_0[i] \cdot S_0 \cdot \overline{v}$
   5. $X_1[i] = a_1[i] \oplus b_1[i] \cdot S_1 \cdot \overline{v}$
   6. $Y_0[i] = b_0[i] \cdot (S_1 \cdot \overline{v}) // \text{ is Boolean OR}$
   7. $Y_1[i] = b_1[i] \cdot (S_0 \cdot \overline{v})$
   8. $x_*[i] = \text{Reg}[\text{Refresh}(X_*[i], r_{i+1})]$
   9. $y_*[i] = \text{Reg}[\text{Refresh}(Y_*[i], r_{i+n+1})]$
10. $z_*[i] = x_*[i] \oplus y_*[i]$
11. end
12. return $x_*, y_*, z_*$

### Table 5: Glitch extension of probes on output shares of SecMux$_n$.

<table>
<thead>
<tr>
<th>Share index</th>
<th>Glitch-extended probes on output shares</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>$x_0[i]$, $y_0[i]$, $z_0[i] = x_0[i] \oplus y_0[i]$</td>
</tr>
<tr>
<td>1</td>
<td>$x_1[i]$, $y_1[i]$, $z_1[i] = x_1[i] \oplus y_1[i]$</td>
</tr>
</tbody>
</table>

a crossing between share domains. We place the probe at the input of the corresponding register barrier, so that it glitch-extends through combinational logic according to the first cell in the last row of Table 6. We can then simulate this extended probe, as well as extended output probes on share 0 of each output (their extension is shown in Table 5), from the knowledge of inputs with share index 0, by sampling at random the values listed in the second cell of the same row: $S_1$, $r_{j+n+1}$ for the chosen $j$, all $x_0[i]$ for $i \in \{0, n - 1\}$, and all $y_0[i]$ for $i \in \{0, n - 1\} \setminus \{j\}$. Sampling all of these quantities independently at random makes the simulation indistinguishable from the actual gadget execution, since in the latter case each value is blinded with fresh random bits. Finally, the simulator can compute $y_0[j]$ from its actual expression in Algorithm 5 since all terms of the expression have been simulated. Likewise, outputs $(z_0[i])_{0 < i < n}$ can be computed as $z_0 = x_0 \oplus y_0$.

The proof proceeds likewise for any other internal probe having even index, and is easy to adapt to probes having odd index by toggling the parity of all share indexes. □

### Proposition 4.

SecMux is iterated glitch+transition-robust O-PINI.

**Proof.** Follows from [CS21, Lemma 2] as SecMux is pipeline and glitch-robust O-PINI. □

#### 3.3.3 Composition into secure modular addition

We show in Figure 3 the overall execution of the modular addition, based on the above defined gadgets. We call the composite gadget SecAdd$_n$. At the top of the figure are represented iterated executions of a single SecMux structural gadget, initially configured as a dual register (labeled as SDR) that holds the operands and results, and configured as a secure multiplexer (labeled as SMx) at the end of the algorithm, to perform the selection between the raw sum and the offsetted sum, in accordance with line 11 of Algorithm 3. The iterated executions of SDR are interconnected through a shifter, which implements the operation at lines 6 and 7 of Algorithm 3: shifting both operands right by one bit, and
Table 6: Simulation of a glitch-extended internal probe of even index in SecMux_{n} together with all extended probes on index-0 output shares. All input shares with index 0 \((a_0[i])_{0 \leq i < n}, (b_0[i])_{0 \leq i < n}, c_0, s_0\) are known. The extended probes listed in the first column are placed at the input of the corresponding register barrier, and glitch-extend back to the inputs or to the previous register barrier.

<table>
<thead>
<tr>
<th>Glitch-extended internal probes</th>
<th>Values simulated by random sampling</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>(S_0 = s_0 \oplus r_0)</td>
<td>(r_0, (x_0[i])<em>{0 \leq i &lt; n}, (y_0[i])</em>{0 \leq i &lt; n})</td>
<td>Each (x_0[i], y_0[i]) is blinded with fresh randomness.</td>
</tr>
<tr>
<td>(x_0[j] = a_0[j] \oplus b_0[j]S_0 \oplus r_{j+1}) ((j) is fixed)</td>
<td>(r_0, r_{j+1}, (x_0[i])<em>{i \neq j}, (y_0[i])</em>{0 \leq i &lt; n})</td>
<td>Compute (S_0 = s_0 \oplus r_0, x_0[j] = a_0[j] \oplus b_0[j]S_0 \oplus r_{j+1}); each other (x_0[i], y_0[i]) is blinded with fresh randomness.</td>
</tr>
<tr>
<td>(y_0[j] = b_0[j]S_1 \oplus r_{j+n+1}) ((j) is fixed)</td>
<td>(S_1, r_{j+n+1}, (x_0[i])<em>{0 \leq i &lt; n}, (y_0[i])</em>{i \neq j})</td>
<td>Compute (y_0[j] = b_0[j]S_1 \oplus r_{j+n+1}); each other (x_0[i], y_0[i]) is blinded with fresh randomness; (S_1) is blinded with (r_0), which is not probed.</td>
</tr>
</tbody>
</table>

setting their most significant bit to the sum bits \(s\) and \(\delta\) output by SecDualFullAdder. Since this gadget is obviously share-isolating, it is also robustly O-PINI \([\text{CS}21, \text{Proposition} 1]\). The multiplexers that direct the flow of data between gadget executions are not represented: being robustly O-PINI by the same argument, their presence and position have no influence on the security of the composite gadget.

At the bottom, iterated executions of a single SecDualFullAdder structural gadget are shown: in the SDFA configuration, they perform the computation of the sums one bit at a time, in accordance with line 5 of Algorithm 3. Each execution gets its input carries \(c\) and \(d\) from the output carries \(z\) and \(\xi\) of the previous execution, except for their first execution, which gets 0 as input carries.

Due to the two-cycle latency from the \(a\) and \(b\) inputs of SecDualFullAdder to its \(s\) and \(\delta\) outputs, the shift registers only need to store \(n-2\) bits of each operand or result at the middle of the sum execution, which is done with the SecMux_{n-2} gadget. However, this situation is problematic at the beginning of the computation, while the pipeline of SecDualFullAdder is not full, and at its end, when the secure selection implementing modular reduction is performed. Both problems are solved by storing the extra bits inside the flip-flops already present in SecDualFullAdder. This explains the SDFAn configuration of the gadget at the first cycle, to store the most significant bit of each summand before the sum, and provide them one cycle later at its \(s\) and \(z\) outputs so they can be assigned to the most significant bit of the dual register. Likewise, toward the end of the addition, the SDFAp configuration of SecDualFullAdder stores the least significant bit of the sums for two cycles, until the carry output of the offsetted sum is available.

When performing the modular reduction, the two extra bits must not only be stored, but the selection operation done by the secure multiplexer must also be performed on them. To do so, we use two properties of the design. First, the SecDualFullAdder gadget, which is no longer in use for ripple-carry addition at this stage, can be used to store one extra bit of each sum, and to perform the selection between them using logic that is compatible with the carry-computation logic. We denote this configuration by SDFAmx. Second, the two-cycle latency of the secure multiplexer (considered from the selection input to the result output) allows to fit two consecutive executions of SDFAmx in the same timespan, thereby doing the selection for the two missing bits of the sum.

Several aspects of the composite gadget have not been represented: in addition to the already mentioned multiplexers, whose presence is implied by the difference in wiring from cycle to cycle, some inputs and outputs of the gadgets have been omitted when they hold no relevant data. Since all gadgets are robustly O-PINI, how these omitted inputs and outputs are wired has no influence on the security of the composition. Finally, the
Theorem 1. Structural gadget $\text{SecAdd}_q$ is glitch+transition-robust O-PINI.

Proof. $\text{SecAdd}_q$ is a structural gadget composition (its composing structural gadgets share no structural gates or wires). Since all its composing structural gadgets are iterated glitch+transition-robust O-PINI (by Proposition 2, Proposition 4, and the share-isolating characteristic of the other gadgets), the result follows from [CS21, Corollary 1].

3.4 Other secure summing operations

The $\text{SecAdd}_q$ operation described in Subsubsection 3.3.3 can be adapted into secure modular subtraction $\text{SecSub}_q$ with small adjustments that can be enabled or disabled at runtime. Comparing Equation 3 with Equation 1, the following changes can be listed: the computation of the raw result must be performed through subtraction ($a - b$) instead of addition ($a + b$); the computation of the offsetted result must add $q$ instead of subtracting it; and, the selection between the raw and offsetted results must depend on the carry output by the raw subtraction, instead of the exclusive-or between the two output carries.

These modifications are implemented in the following way: by complementing the $b$ input of $\text{SecDualFullAdder}$ when in SDFA configuration (which is achieved by complementing one share of the value) and inputting a nonzero carry at the beginning of the sum execution, subtraction is computed instead of addition. Then, the last execution of SDFA is modified so that it copies the complement of its $z$ output into its $\xi$ output, which is achieved by configuring function $G^{m, \gamma=1}$ as $G^{m, \gamma=1}(T_*, d_*, z_0) = (s_0, z_1, 0, 0)$ and keeping $G^{m, \gamma=0}$ unchanged with respect to Table 2: this implements the modular-reduction condition in
accordance with Equation 3. Finally, instead of iterating over the bits of $2^n - q$ for the computation of the offsetted sum, the bits of $q$ are used as source for the $m$ parameter.

Furthermore, addition or subtraction can be computed modulo $2^n$ (these operations are named SecAdd and SecSub respectively) by setting $q = 0$ (i.e., by using parameter $m = 0$ for all executions of SecDualFullAdder).

The latency of power-of-two operations may be reduced by three cycles by stopping the execution of the algorithm as soon as the raw sum is available, and similarly, one cycle of latency can be saved when doing modular subtraction instead of modular addition, since the output carry of the raw sum is available one cycle earlier than that of the offsetted sum. In both cases, the position and ordering of the result bits within the dual shift register and SecDualFullAdder would be changed. We do not describe this solution in detail here.

The configurability among operations SecAdd$_q$, SecSub$_q$, SecAdd and SecSub is available at runtime for a very low area overhead: 8.6% with the above-mentioned timing optimization, 0.4% without\footnote{Total area overhead for an ASIC implementation.}. As soon as the choice of operation is publicly known, this runtime configurability has no security implications since it is achieved with share-isolating gadgets (multiplexers, clearing or complementing of shares) inserted between the previously described O-PINI gadgets. Our design thus includes all four operations natively.

A simplified architectural diagram of our configurable secure adder is show in Figure 4 to clarify the interconnections between the gadgets. A controller, that includes a cycle counter and all the logic to generate the control signals (including the enumeration of the bits of the modulus), chooses the configuration of the two gadgets at each cycle. It also drives the multiplexers directing the flow of data between gadgets, and choosing the correct ordering of the result bits for the requested operation. Disabling the timing optimizations mentioned above removes the output-reordering unit, since in this case, all operations have the same latency and the alignment of the result within the shift register is always the same.

### 3.5 Boolean-to-Arithmetic and Arithmetic-to-Boolean conversions

One core application of secure addition over Boolean shares is the implementation of secure conversion between masking schemes, namely Boolean-to-Arithmetic (B2A) and Arithmetic-to-Boolean (A2B) conversions. These conversion operations were first described by Goubin [Gou01] in the restricted case of first-order masking. Later on, Coron et al. [CGV14] showed a new method, applicable to any masking order, that relied on secure addition over
We report synthesis results both for an ASIC in a 40 nm technology (the primary target), and for FPGA targets of the Artix-7 family (XC7A100T, speed grade -3) to ease the comparison with previous works\(^3\). For area comparisons, we mainly focus on the number of flip-flops used. Absent any better way to compare areas between different ASIC and FPGA technologies, we consider this measurement a decent indicator of the overall area\(^4\). For more accurate comparisons, we also give the ASIC areas in the gate-equivalent (GE) unit, and the LUT counts of our FPGA implementations. During synthesis, we took special precautions to prevent the synthesizer from optimizing logic equations in ways that introduce vulnerabilities not present in the register-transfer level description of the design. Practically, we isolated into a separate submodule the logic equation defining each output share of nonlinear gadgets. Then, for the ASIC synthesis, we selectively disabled logic optimizations across these module boundaries, while still allowing other optimizations that do not compromise security. For the FPGA synthesis, we did not find an equivalent synthesis option and had to disable all cross-boundary optimization. Since our design is meant to be integrated into a larger circuit containing other secure components, we assume a random number generator to be already present, and do not take into account the additional hardware area needed for it.

---

\(^3\)Spartan-6 and Artix-7 FPGAs have similarly-capable lookup tables: LUT counts should be comparable.

\(^4\)The flip-flops take up 40% of the overall area of our ASIC implementations.
Table 7: ASIC Performance of first-order–secure 32-bit addition over Boolean sharings

<table>
<thead>
<tr>
<th>Design</th>
<th>Technology</th>
<th>Flip-flops</th>
<th>Area kGE</th>
<th>Latency cycles</th>
<th>Random bit/cyc.</th>
<th>Freq.MHz</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Ripple carry adder</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Ours</td>
<td>40 nm CMOS</td>
<td>146</td>
<td>2.05</td>
<td>33</td>
<td>69</td>
<td>400</td>
<td>Mod-(q) add.: 36 cycles</td>
</tr>
<tr>
<td>Ours (no opt)</td>
<td>40 nm CMOS</td>
<td>146</td>
<td>1.90</td>
<td>36</td>
<td>69</td>
<td>400</td>
<td>No timing optimization</td>
</tr>
<tr>
<td>[CGM(^{+})23]</td>
<td>Nangate 45</td>
<td>3100**</td>
<td>19.23</td>
<td>31*</td>
<td>32</td>
<td></td>
<td>Fully pipelined</td>
</tr>
<tr>
<td><strong>Fully pipelined carry-lookahead adders</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>[CGM(^{+})23]</td>
<td>Nangate 45</td>
<td>18.30</td>
<td>5*</td>
<td>374</td>
<td></td>
<td></td>
<td>Kogge-Stone</td>
</tr>
<tr>
<td>[CGM(^{+})23]</td>
<td>Nangate 45</td>
<td>13.77</td>
<td>6*</td>
<td>172</td>
<td></td>
<td></td>
<td>Sklansky</td>
</tr>
<tr>
<td>[CGM(^{+})23]</td>
<td>Nangate 45</td>
<td>12.07</td>
<td>9*</td>
<td>115</td>
<td></td>
<td></td>
<td>Brent-Kung</td>
</tr>
</tbody>
</table>

* Throughput of one addition per cycle. ** Figure absent from paper, estimated from the description.

4.1 Power-of-two addition

Thanks to the area efficiency of the ripple-carry adder architecture, we obtain a very small hardware design that performs \(n\)-bit addition with a latency of \(n + 1\) clock cycles. We give in Table 7 and Table 8 the area utilization and latency we obtain for ASIC and FPGA implementations respectively, compared with previous works. Our figures are for 32-bit addition to match the literature; however, our work is better suited to the smaller integer widths encountered in lattice-based cryptography, e.g. 12 or 23 bits [SAB\(^{+}\)20, LDK\(^{+}\)20]. When it includes the timing optimizations for subtraction and power-of-two operations, mentioned in Subsection 3.4, the ASIC design takes up 2.05 kGE and executes power-of-two operations in 35 cycles, and modular subtraction and addition in 35 and 36 cycles respectively. Without these optimizations, all operations have a latency of 36 cycles, but the design only occupies 1.90 kGE due to having less combinational logic.

The above ASIC synthesis results are reported for a target frequency of 400 MHz in the worst PVT corner; however, adjusting the synthesis constraints allows to reach up to 660 MHz at the cost of increasing the area by 50% (or by 40% for the design without timing optimizations), still in the worst corner.

As expected, our ripple-carry adder has six to thirty times smaller area than previous works based on pipelined parallel-prefix adders [SMG15, FBR\(^{+}\)22, BG22, CGM\(^{+}\)23], at the expected cost of much higher latency. We also reduce the number of flip-flops by one third with respect to the ripple-carry adder of Schneider et al. [SMG15], thanks to the use of two shares per secret value instead of three for their threshold implementation. This lower number of shares still achieves the same security order, and additionally benefits from a proof of robustness against transitions and glitches, which is not explicitly the case for [SMG15]. Indeed, threshold implementations are not robustly composable, and while Schneider et al. discuss how they avoid transition-based leakage in a specific part of their design, they do not provide a full robustness analysis\(^5\). With and without timing optimization, our work uses 1.95 and 1.67 times as many LUTs as that of [SMG15], but it is difficult to know how much additional logic it represents since they do not synthesize for ASIC. Anyhow, this extra logic area is a low price to pay for the additional modular reduction.

Since the other designs from the state of the art are fully pipelined, they can perform one addition per clock cycle in steady operation, compared to one addition per 33 or 32 clock cycles for our iterative ripple-carry adder and that of Schneider et al. However, such architectures are only possible for the highest-performance applications considering the

\(^{5}\)Replacing the TI gadgets used by Schneider et al. with glitch-robust O-PINI gadgets to get provable robustness against glitches and transitions is not directly possible since glitch-robust O-PINI gadgets from the literature [CS21, KM22] have two or three cycles of latency, while the construction of [SMG15] requires the gadgets in the carry-computation path to have a single cycle of latency.
Table 8: FPGA Performance of first-order-secure 32-bit addition over Boolean sharings

<table>
<thead>
<tr>
<th>Design</th>
<th>Family</th>
<th>Area</th>
<th>Latency</th>
<th>Random</th>
<th>Freq.</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Flip-flops</td>
<td>LUTs</td>
<td>cycles</td>
<td>bit/cyc.</td>
<td>MHz</td>
</tr>
<tr>
<td>Ripple carry adder</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Ours</td>
<td>Artix-7</td>
<td>146</td>
<td>441</td>
<td>33</td>
<td>69</td>
<td>200</td>
</tr>
<tr>
<td>Ours (no opt)</td>
<td>Artix-7</td>
<td>146</td>
<td>380</td>
<td>36</td>
<td>69</td>
<td>250</td>
</tr>
<tr>
<td>[SMG15]</td>
<td>Spartan-6</td>
<td>223</td>
<td>227</td>
<td>32</td>
<td>4</td>
<td>101</td>
</tr>
</tbody>
</table>

Fully pipelined Kogge-Stone carry-lookahead adder

| [SMG15] | Spartan-6 | 1330 | 937     | 6*     | 31    | 62   |
| [FBR+22] | Artix-7    | 1323 | 2464    | 6*     | 454   | Contains additional logic          |
| TI [BG22] | Spartan-6  | 1416 | 873     | 6*     | 32    | 228  |
| HPC2 [BG22] | Spartan-6  | 3981 | 2936    | 12*    | 249   | 176  |

Fully pipelined Sklansky carry-lookahead adder

| TI [BG22] | Spartan-6  | 1416 | 579     | 6*     | 41    | 174  |
| HPC2 [BG22] | Spartan-6  | 3166 | 1801    | 12*    | 119   | 153  |

Fully pipelined Brent-Kung carry-lookahead adder

| TI [BG22] | Spartan-6 | 2352 | 487     | 9*     | 31    | 280  |
| HPC2 [BG22] | Spartan-6 | 4317 | 1588    | 18*    | 74    | 173  |

* Throughput of one addition per cycle.

very large area occupied by fully pipelined adders. Our work, instead, definitely achieves its primary goal of low area utilization.

In terms of randomness usage, our proposed construction requires 8 fresh random bits per cycle for SecDualFullAdder and 2n – 3 for SecMuxn−2, that is, 2n + 5 bits per cycle in total. At 69 bits per cycle, the randomness requirements of our construction are consistent with the other listed designs, that range from 4 to 374 bits per cycle6. These relatively high randomness requirements are due to using an iterative design, since it mandates using O-PINI gadgets and sizing the amount of refresh bits based on the most costly iteration.7

4.2 Modular addition

As its primary objective, our architecture allows for performing secure modular addition at nearly no extra cost with respect to power-of-two addition: the necessary area is already included, and the latency is increased by three cycles only. This is in contrast to previous works, which do not directly support modular addition. They must instead rely on two parallel or consecutive power-of-two additions, which uses either double the area (and double the per-cycle randomness), or double the latency with half the throughput. Consequently, in this setting, our construction achieves an even closer cost/performance ratio to high-performance designs from the literature: our design uses 5256 flip-flop × cycles per modular addition, and the efficient construction of [FBR+22] would spend at least 2646 flip-flop × cycles (in steady state) for the same task. Our work thus compares unexpectedly well with high-performance designs considering its focus on area minimization.

A similar comparison can be made with the ripple-carry adder of Schneider et al. [SMG15]. In this case, we will study two constructions for modular addition: either the

6While the cumulative randomness requirements per addition of our solution is very high (2277 bits per 32-bit addition), we consider this figure of little importance: without expensive buffering, the random number generator must provide the required per-cycle randomness, and cumulative randomness is irrelevant.

7Analysing the area required for randomness generation is beyond our scope; however, extrapolating the research of Cassiers et al. [CMM+23] suggests that around 1.6 kGE would be required for a 138-bit linear-feedback shift register providing 69 bits per cycle, or around 4 kGE for an unrolled Trivium cipher.
raw and offsetted sums are computed in parallel, and secure selection between these two results accomplishes the modular reduction (Subsection 3.1); or, using the solution of [FBR+22], the offsetted sum is computed directly, and this result is conditionally added with the modulus. The first solution will require the side-by-side instantiation of two adders and a secure $n$-bit multiplexer, and add at least one cycle of latency to the whole operation. The second one, instead, may reuse the same secure adder for both additions, but it will double the latency and halve the throughput with respect to power-of-two addition. Both solutions will thus use more than $14272$ flip-flop cycles per 32-bit modular addition, which represents nearly three times the overall cost of our proposal.

5 Leakage assessment

We have proved in Subsubsection 3.3.3 the security of our construction in a strong security model that is robust against glitches and transitions. However, since hardware implementations may have additional defects overlooked by this model, we give further assurance in the security of our design by performing a leakage assessment in simulation. Since this gate-level simulation is noiseless and it models the propagation delays within the cells for each input condition (not the routing delays, as simulation is before place-and-route), we expect better fidelity with this approach than by porting the design to an FPGA for validation.

We thus synthesize the secure adder for $n = 12$ bits with prime modulus $q = 3329$, for a 40 nm CMOS technology, and annotate it with gate-timing information. We then simulate the obtained netlist and derive power-consumption traces from the toggle count of the circuit, that is, the number of nets that change logic value at each time sample. This so-called toggle-count metric, introduced by Sadhukhan et al. [SMRM19], is suitable for the leakage assessment of a pre-silicon design. The simulation assumes a clock frequency of 200 MHz, easily achieved by the synthesized design, and uses a time resolution of 1 ps.

We analyze the simulated power traces in the test-vector leakage assessment (TVLA) methodology [GJJR11], which consists in collecting two separate sets of traces for different scenarios, and performing a $t$-test between the two sets to check whether they are statistically distinguishable. In all our experiments, the first set of traces corresponds to summing two all-zero operands, each masked with a uniformly random Boolean mask; the second set of traces corresponds to sampling the two summands independently and uniformly at random from $J$, again masking each of them with a random Boolean mask.

The results of the TVLA are reproduced in Figure 5. On the left are shown the $t$-test results with sets of 250 million traces each, at the first order. Since the power trace contains a large number of samples (85 000, of which 25 000 are nonzero), we choose a threshold of 4.75 for the $t$ statistic, which corresponds to a false-positive probability of 5% [DZD+18]. As expected from a secure design, the $t$ statistic does not cross the ±4.75 threshold anywhere in the trace (its maximum absolute value is 4.02), showing no statistically significant difference in the average power consumption between the two sets of traces.

To make the leakage detection more sensitive, we follow the more advanced methodology of [DZD+18] and compute the Higher Criticism (HC) statistic. Instead of only considering the extreme values of the $t$-test, this methodology checks the distribution of all $t$ values to ensure that they support the joint null hypothesis of having no leakage at any trace point. This statistic is equal to 1.6 in the first-order $t$-test, which is well below the 4.8 threshold for a significance level of 5%. Furthermore, our choice of a false-positive probability of 5% is more conservative (i.e., more sensitive to leakage) than the 1% chosen by [DZD+18], which would result in threshold values of 5.1 for the $t$ statistic and 10.1 for the HC statistic.

8The HC statistic implicitly assumes that all points of the trace have independently distributed noise; however, it is not significantly affected by local correlation in the noise [DZD+18].
Provably Secure and Area-Efficient Modular Addition over Boolean Shares

Figure 5: Leakage-assessment results of secure modular addition with first-order and second-order $t$-test at 200 MHz with $n = 12$. Modulus is $q = 3329$. A fixed-vs-random scenario is studied: for the first set of traces, both summands are always zero; for the second set, both summands are uniformly and independently sampled from $[0, q-1]$. As expected for a secure first-order design, the first-order $t$-test shows no leakage ($|t| \leq 4.02 < 4.75$) with 250 million traces, while the second-order one already exhibits strong leakage ($\max |t| \gg 4.75$) at ten thousand traces. The HC statistic is respectively 1.6 < 4.8 and $\infty$.

On the right of Figure 5, a second-order TVLA is conducted: as anticipated, strong leakage is shown since our design is only secure at the first order. In this situation, the small number of ten thousand traces per set is amply sufficient to detect the leakage, with $t$ values exhibiting several strong peaks whose amplitude exceeds $\pm 100$, well beyond the threshold for leakage detection. This is again confirmed with absolute certainty by the HC statistic, which is too large to even be represented as a floating-point value.

We run two additional experiments in Figure 6, by totally or selectively deactivating the random bits for refreshes. Both experiments involve ten thousand traces per set. In the left graph, we show the effect of deactivating all refreshes in the masked circuit, with the expected outcome of introducing strong leakage, since the security of the nonlinear masked operations in this work entirely depends on proper refreshing of the shares. In the rightmost graph, instead, we only deactivate part of the refreshes: specifically, the $2n - 3$ refresh bits used by the SecMux gadget, while the refreshes inside SecDualFullAdder are kept. This partial disabling still introduces strong leakage, but this time, restricted to the last two clock cycles of secure modular addition. These are the cycles in which modular reduction is performed by selecting between the raw and offsetted sums. Since it is the only time at which a refreshing is required for security within SecMux, the leakage only
occurs at these two cycles\(^9\). If the design were restricted to power-of-two operations, the randomness requirements would thus drop to 8 fresh bits per cycle without loss of security.

Overall, this leakage assessment helps confirm that the glitch+transition-robust probing model does not overlook glaring hardware defects, and that the synthesis flow does not introduce obvious vulnerabilities not present in the register-transfer level design.

6 Conclusions

6.1 Summary

In this work, we have presented a new construction to compute modular addition securely over Boolean shares, with proven security against first-order probing attacks in the robust-probing model. To the best of our knowledge, this is both the first secure adder natively supporting modular arithmetic, and the first iterative adder benefiting from a proof of robust security in the presence of glitches and transitions. We furthermore demonstrated that these security claims firmly hold when performing leakage assessment in simulation.

Through careful design, our construction reaches an area efficiency that is significantly beyond the state of the art without compromising on security, and with better flexibility than any of the previous works from the literature, as it natively supports runtime configurability among either addition or subtraction, and either reduction modulo a publicly-known prime, or simple wraparound modulo a power of two.

Secure modular addition and subtraction, while being costly operations, are crucial to the protection of recent lattice-based cryptography algorithms. We expect that our work will help implement these algorithms securely on resource-constrained embedded devices.

6.2 Open problems

This study exclusively focuses on first-order security, which was deemed sufficient in the context of a low-cost implementation. An important extension of this work would consist in determining how the architecture of the solution would change when generalizing it to higher security orders. Indeed, our performance constraints forced us to design custom integrated gadgets, whose applicability to higher-order masking is unclear. The main step toward this goal would be to generalize SecDualFullAdder to high-order masking, while still containing to a single cycle the latency of its carry-chain paths \(c \rightarrow z\) and \(d \rightarrow \xi\).

We have shown in Section 4 that, while our solution provides less throughput per unit of area than carry-lookahead adders from the literature, this difference remains extremely reasonable given the very large starting area of these high-performance adders. It would thus be interesting to explore whether intermediate approaches could lead to better efficiency than either architecture in moderate-performance applications. Besides, a strong assumption that was made in our work is that fresh random bits have low cost due to an already present pseudorandom number generator. For contexts in which this assumption does not hold, it would be highly beneficial to reduce the randomness requirements of our individual gadgets, or to reuse randomness between gadgets.

Finally, our main concern in this work was to reduce the area consumption of secure modular addition; yet, an equally important concern for low-cost implementations is their power consumption. Considering to the shift-register structure of our construction, about half of the flip-flops are expected to toggle at each clock cycle, which may cause a high dynamic power consumption compared to the small size of the circuit. Whether this consumption can be tolerated will be highly application-dependent.

\(^9\)Since the secure dual register is also implemented by the SecMux gadget in its SDR configuration, refreshing also occurs in this other configuration, but is not required for security. Indeed, if its SMx configuration is removed, SecMux becomes share-isolating, so it remains O-PINI even without refreshes.
Acknowledgements

The authors would like to thank Ruggero Susella, Nicolas Bruneau and Guillaume Reymond, among others, for their ideas and support. We are also grateful to the anonymous reviewers for their thorough work and the kind advice they provided. This work has been partially supported by the French National Research Agency in the framework of the “Investissements d’avenir” program (ANR-15-IDEX-02).

A Explicit definition of SecDualFullAdder configurations

Algorithm 8: SDFA function of SecDualFullAdder

Input: Shares $a, b, c, s_l \in \mathcal{B}_2(\mathbb{F}_2)$, public param. $m, \gamma \in \mathbb{F}_2$, randomness $r_0, \ldots, r_7 \in \mathbb{F}_2$

Output: Shares $s, z, s, \xi \in \mathcal{B}_2(\mathbb{F}_2)$ such that $z = a \oplus b \oplus s$ and $s = s_l$

1. $A_s = \text{Reg}[\text{Refresh}(a, r_0)]$
2. $B_s = \text{Reg}[\text{Refresh}(b, r_1)]$
3. $T_s = \text{Reg}[\text{Refresh}(s, r_7)]$
4. $\xi_s = \text{Reg}[\text{Refresh}((\Xi_0, \Xi_1), r_5)]$
5. $\eta_s = \text{Reg}[\text{Refresh}((\Xi_2, \Xi_3), r_6)]$
6. $\delta_s = \text{Reg}[\text{Refresh}((\Xi_4, \Xi_5), r_3)]$
7. $\eta_s = \text{Reg}[\text{Refresh}((\Xi_6, \Xi_7), r_2)]$
8. $\xi_s = \text{Reg}[\text{Refresh}((\Xi_0, \Xi_1), r_5)]$
9. $\eta_s = \text{Reg}[\text{Refresh}((\Xi_2, \Xi_3), r_6)]$
10. $\delta_s = \text{Reg}[\text{Refresh}((\Xi_4, \Xi_5), r_3)]$
11. $\eta_s = \text{Reg}[\text{Refresh}((\Xi_6, \Xi_7), r_2)]$

Algorithm 9: SDFAmx function of SecDualFullAdder

Input: Shares $a, b, c, s_l \in \mathcal{B}_2(\mathbb{F}_2)$, public param. $m, \gamma \in \mathbb{F}_2$, randomness $r_0, \ldots, r_7 \in \mathbb{F}_2$

Output: Shares $s, z, s, \xi \in \mathcal{B}_2(\mathbb{F}_2)$ such that $z = a \cdot \pi \oplus b \cdot s$ and $s = s_l$

1. $A_s = \text{Reg}[\text{Refresh}(a, r_0)]$
2. $B_s = \text{Reg}[\text{Refresh}(b, r_1)]$
3. $T_s = \text{Reg}[\text{Refresh}(s, r_7)]$
4. $\xi_s = \text{Reg}[\text{Refresh}((\Xi_0, \Xi_1), r_5)]$
5. $\eta_s = \text{Reg}[\text{Refresh}((\Xi_2, \Xi_3), r_6)]$
6. $\delta_s = \text{Reg}[\text{Refresh}((\Xi_4, \Xi_5), r_3)]$
7. $\eta_s = \text{Reg}[\text{Refresh}((\Xi_6, \Xi_7), r_2)]$
8. $\xi_s = \text{Reg}[\text{Refresh}((\Xi_0, \Xi_1), r_5)]$
Algorithm 11: SDF Ain function of SecDualFullAdder

Input: Shares $s_L, z_L \in \mathcal{B}_2(F_2)$, randomness $r_0, \ldots, r_7 \in F_2$
Output: Shares $s, z \in \mathcal{B}_2(F_2)$ such that $s = s_L$, $z = z_L$
1 $S_0 = s_L$
2 $Z_0, \ldots, Z_5 = z_L, 0, 0, \ldots, 0$
3 $s = \text{Reg}[\text{Refresh}(S_0, r_7)]$
4 $z = \text{Reg}[\text{Refresh}((Z_0, Z_1), r_2)] \oplus \text{Reg}[\text{Refresh}((Z_2, Z_3), r_3)] \oplus \text{Reg}[\text{Refresh}((Z_4, Z_5), r_4)]$
5 return $s, z$

References


[CGV14] Jean-Sébastien Coron, Johann Großschädl, and Praveen Kumar Vadnala. Secure conversion between Boolean and arithmetic masking of any order. In Lejla Batina and Matthew Robshaw, editors, Cryptographic Hardware and


